 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DG3157 Vishay Siliconix High-Speed, Low rON, SPDT Analog Switch (2:1 Multiplexer/Demultiplexer Bus Switch) DESCRIPTION The DG3157 is a high-speed single-pole double-throw, low power, TTL-Compatible bus switch. Using sub-micro CMOS technology, the DG3157 achieves low on-resistance and negligible propagation delay. The DG3157 can handle both analog and digital signals and permits signals with amplitudes of up to VCC to be transmitted in either direction. When the Select pin is low, B0 is connected to the output A pin. When the Select pin is high, B1 is connected to the output A pin. The path that is open will have a highimpedance state with respect to the output. Make-beforebreak is guaranteed. An eptiaxial layer prevents latch-up. FEATURES * Direct Cross to Industry Standard SN74LVC1G3157, NC7SB3157, NLASB3175, Pl5A3157, and STG3157 * SC-70 6-Lead Package * 1.65 V to 5.5 V VCC Operation * 5 Connection Between Ports * Minimal Propagation Delay * Break-Before-Make Switching * Zero Bounce In Flow-Through Mode Pb-free Available RoHS* COMPLIANT FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION SC-70 6- Pin TRUTH TABLE B1 GND B0 1 2 3 Top View 6 5 4 S V+ A Logic Input (S) 0 1 Function B0 Connected to A B1 Connected to A Device Marking: G1 ORDERING INFORMATION Temp Range - 40 to 85 C Package SC70-6 Part Number DG3157DL-T1 DG3157DL-T1-E3 * Pb containing terminations are not RoHS compliant, exemptions may apply Document Number: 72648 S-70852-Rev. C, 30-Apr-07 www.vishay.com 1 DG3157 Vishay Siliconix ABSOLUTE MAXIMUM RATINGS Parameter Reference V+ to GND S, A, Ba Continuous Current (Any terminal) Peak Current (Pulsed at 1 ms, 10 % duty cycle) Storage Temperature Power Dissipation (Packages)b D Suffix 6-Pin SC70c Limit - 0.3 to + 6 - 0.3 to (V+ + 0.3) 50 200 - 65 to 150 250 Unit V mA C mW Notes: a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board. c. Derate 3.1 mW/C above 70 C. SPECIFICATIONS Test Conditions Unless Otherwise Specified Parameter DC Characteristics High Level Input Voltage Low Level Input Voltage Symbol V+ = 3.0 V, VS = 0.25 V to 0.7 V+e V+ = 1.65 to 1.95 V V+ = 2.3 to 5.5 V V+ = 1.65 to 1.95 V V+ = 2.3 to 5.5 V VBN = 0 V, IA = 30 mA V+ = 4.5 V VBN = 2.3 V, IA = - 30 mA VBN = 4.5 V, IA = - 30 mA On Resistance RON V+ = 3.0 V V+ = 2.3 V V+ = 1.65 V VBN = 0 V, IA = 24 mA VBN = 3.0 V, IA = - 24 mA VBN = 0 V, IA = 8 mA VBN = 2.3 V, IA = - 8 mA VBN = 0 V, IA = 4 mA VBN = 1.8 V, IA = - 4 mA V+ = 4.5 V, IA = - 30 mA On Resistance Flatness RFLAT 0 < VBN < V+ V+ = 3.0 V, IA = - 24 mA V+ = 2.3 V, IA = - 8 mA V+ = 1.65 V, IA = - 4 mA V+ = 4.5 V, VBN = 3.15 V, IA = - 30 mA On Resistance Matching Between Channels RON V+ = 3.0 V, VBN = 2.1 V, IA = - 24 mA V+ = 2.3 V, VBN = 1.6 V, IA = - 8 mA V+ = 1.65 V, VBN = 1.15 V, IA = - 4 mA Input Leakage Current Off Stage Switch Leakage On State Switch Leakage Power Supply Power Supply Range Quiescent Supply Current IS IBN(off) IBN(on) V+ = 5.5 V, VA = 5.5 V V+ = 5.5 V, VA/VB = 0 V/5.5 V V+ = 5.5 V, VA/VB = 0 V/5.5 V Tempa Full Full Full Full Full Full Full Full Full Full Full Full Full Room Room Room Room Room Room Room Room Room Full Room Full Room Full Full Room Full - 0.1 - 1.0 - 0.1 - 1.0 - 0.1 - 1.0 1.65 6 6 9 8 12 9 13 12 18 6 12 22 90 0.32 0.31 0.30 0.29 0.1 - 1.0 0.1 - 1.0 0.1 - 1.0 5.5 1 10 Minb 0.75 V+ 0.7 V+ 0.25 V+ 0.3 V+ 7 12 15 9 20 12 30 20 50 V Limits - 40 to 85 C Typc Maxb Unit VSH VSL A V+ I+ V+ = 5.5 V, VA = VB = V+ or GND V A www.vishay.com 2 Document Number: 72648 S-70852-Rev. C, 30-Apr-07 DG3157 Vishay Siliconix SPECIFICATIONS Test Conditions Unless Otherwise Specified Parameter AC Electrical Characteristice Symbol V+ = 3.0 V, VS = 0.25 V to 0.7 V+e V+ = 1.65 to 1.95 V Prop Delay Timef tPHL/tPLH VA = 0 V V+ = 2.3 to 2.7 V V+ = 3.0 to 3.6 V V+ = 4.5 to 5.5 V V+ = 1.65 to 1.95 V VLOAD = 2 x V+ for tPZL VLOAD = 0 V for tPZH V+ = 2.3 to 2.7 V V+ = 3.0 to 3.6 V V+ = 4.5 to 5.5 V V+ = 1.65 to 1.95 V VLOAD = 2 x V+ for tPLZ VLOAD = 0 V for tPHZ V+ = 2.3 to 2.7 V V+ = 3.0 to 3.6 V V+ = 4.5 to 5.5 V V+ = 1.65 to 1.95 V Break-Before-Make Timed tBBM V+ = 2.3 to 2.7 V V+ = 3.0 to 3.65 V+ = 4.5 to 5.5 V CL = 0.1 nF, VGEN = 0 V V+ = 5 V RGEN = 0 V+ = 3.3 V Tempa Full Full Full Full Room Full Room Full Room Full Room Full Room Full Room Full Room Full Room Full Full Full Full Full Room Room Room Room Room Room Room V+ = 5 V Room 1.2 0.8 0.3 10.2 10.4 5.9 6.2 4.1 4.5 2.6 2.9 10.2 10.4 5.9 6.2 4.1 4.5 2.6 2.9 0.5 0.5 0.5 0.5 7 3 - 57.6 - 58.7 > 250 4.9 < 6.5 < 18.5 pF pC Minb Limits - 40 to 85 C Typc Maxb Unit Output Enable Timef tPZL/tPZH ns Output Disable Timef tPLZ/tPHZ Charge Injectiond Analog Switch Characteristics Off Isolationd Crosstalk d Q OIRR XTALK BW CIN CIO-B CIO-A(on) RL = 50 , f = 10 MHz RL = 50 V+ = 0 V dB MHz - 3-db Bandwidthd Capacitance Control Pin Capacitanced B Port Off Capacitance A Port Capacitance When Switch Enabled d Notes: a. Room = 25 C, Full = as determined by the operating suffix. b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. c. Typical values are for design aid only, not guaranteed nor subject to production testing. d. Guarantee by design, nor subjected to production test. e. VIN = input voltage to perform proper function. f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Document Number: 72648 S-70852-Rev. C, 30-Apr-07 www.vishay.com 3 DG3157 Vishay Siliconix LOGIC DIAGRAM (POSITIVE LOGIC) 1 B 6 S 3 B 4 A Figure 1. TYPICAL CHARACTERISTICS 25 C, unless otherwise noted 40 35 rON - On Resistance () 30 V+ = 1.65 V, IS = 4 mA 25 20 15 10 5 0 0.0 V+ = 2.3 V, IS = 8 mA V+ = 3.0 V, IS = 24 mA V+ = 4.5 V, IS = 30 mA 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VA (V) rON vs. VA vs. VCC www.vishay.com 4 Document Number: 72648 S-70852-Rev. C, 30-Apr-07 DG3157 Vishay Siliconix AC LOADING AND WAVEFORMS VLD RL 500 From Output Under Test CL 50 pF RL 500 SW Open GND TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH SW Open VLD GND Load Circuit Figure 2. AC Test Circuit tf = 2.5 ns tr = 2.5 ns 90 % Switch Input 10 % tw tPLH tPHL VOH 1.5 V 1.5 V Output Waveform 1 SW at V LD tPZH VOL Output Waveform 2 SW at GND 1.5 V 1.5 V 1.5 V 90 % 1.5 V 10 % tf = 2.5 ns 3.0 V Logic Input 90 % 1.5 V 10 % GND tPZL 10 % tr = 2.5 ns 90 % 1.5 V GND tPLZ VLD 2 3.0 V VOL + 0.3 V VOL tPHZ VOH VOH 0.3 V Output 0V Propagation Delay T imes Enable and Disable T ime-Low- and High-Level Enabling Figure 3. AC Waveforms Notes: * CL includes probe and jig capacitance. * Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. * Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. * All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50 . * The outputs are measured one at a time with one transition per measurement. * tPLZ and tPHZ are the same as tdis. * tPZL and tPZH are the same as tdis. * tPLH and tPHL are the same as tdis. * VLD = 2 V+. Document Number: 72648 S-70852-Rev. C, 30-Apr-07 www.vishay.com 5 DG3157 Vishay Siliconix TEST CIRCUITS V+ Logic Input COM VO RL 50 CL 35 pF VIN H V+ VNO VNC NO NC IN GND tr < 5 ns tf < 5 ns VINL VNC = VNO VO Switch 0V Output 90 % tD tD CL (includes fixture and stray capacitance) Figure 4. Break-Before-Make Interval V+ Rgen + Vgen VIN = 0 - V+ V+ NC or NO IN GND COM VOUT VOUT CL = 1 nF IN On VOUT Off Q = VOUT x CL On IN depends on switch configuration: input polarity determined by sense of switch. Figure 5. Charge Injection V+ 10 nF 10 nF V+ NC or NO IN COM COM 0 V, 2.4 V RL GND GND Analyzer V COM Off Isolation = 20 log V NO/ NC NC or NO 0 V, 2.4 V V+ COM Meter IN HP4192A Impedance Analyzer or Equivalent f = 1 MHz V+ Figure 6. Off-Isolation Figure 7. Channel Off/On Capacitance Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72648. www.vishay.com 6 Document Number: 72648 S-70852-Rev. C, 30-Apr-07 Legal Disclaimer Notice Vishay Disclaimer All product specifications and data are subject to change without notice. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. Product names and markings noted herein may be trademarks of their respective owners. Document Number: 91000 Revision: 18-Jul-08 www.vishay.com 1 |
Price & Availability of DG3157DL-T1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |